

## High Temperature Characterization of Si/SiGe Resonant Interband Tunnel Diodes

D.J. Pawlik<sup>a</sup>, S. Sudirgo<sup>a</sup>, S.K. Kurinec<sup>a</sup>, P.E. Thompson<sup>b</sup>, P.R. Berger<sup>c</sup>, and S.L. Rommel<sup>a</sup>

<sup>a</sup> Rochester Institute of Technology, Department of Microelectronic Engineering, Rochester, NY 14623,

<sup>b</sup> Naval Research Laboratory, Code 6812, Washington, DC 20375-5347,

<sup>c</sup> The Ohio State University, Department of Electrical Engineering, Columbus, OH 43210

Co-integration of Si-based tunnel diodes and CMOS circuits has been proposed for several years as a means to lower power consumption, reduce operating voltage and shrink device count. Recently, the successful integration of Si/SiGe resonant interband tunnel diodes [1,2] with CMOS [3] was demonstrated with room temperature operation. However, integrated circuits realistically operate significantly above room temperature, usually around 373K. Therefore, SPICE models used by circuit designers must account for device performance variations due to temperature changes ranging from 300K to 473K. For circuit applications, the key tunnel diode parameters are the peak and valley current densities ( $J_p$  and  $J_v$ , respectively) as well as the peak-to-valley current ratio (PVCR). Previous high temperature studies on Si-based Esaki diodes [4-6] and Si/SiGe resonant interband tunnel diodes (RITD) [7] showed some dissimilar trends for PVCR. This study examines the high temperature operation of Si/SiGe RITD more closely up to 473K.

Figure 1 illustrates the schematic diagram of the various RITD structures investigated in this study. The intrinsic layer between the  $\delta$ -doped planes consists of X nm of undoped Si and Y nm of undoped SiGe. Three different structures with 1nm/3nm, 2nm/4nm, and 4nm/4 nm of X/Y i-layer thicknesses, named TD-A, TD-B, and TD-C, respectively were fabricated using low temperature molecular beam epitaxy. The current-voltage characteristics of these devices were measured using a Keithley 4200 Semiconductor Parameter Analyzer. The temperature of the heat chuck was controlled via an  $\Omega$ E Omega CSC32-J bench top controller. A thermocouple was mounted in direct contact with the wafer for all measurements. Initial measurements were taken at room temperature, with subsequent readings in 10K increments from 300K to 473K. Several measurements were also taken while the wafer was cooling down. Those results were consistent with the initial heat up measurements. The I-V characteristics were not found to vary significantly over a two hour time period for any particular temperature.

Figure 2 shows the I-V characteristics for device TD-C. The general shape of the curve remains the same over the entire temperature range. Figure 3 overlays valley currents normalized with respect to the room temperature valley current for TD-C as well as data from other published studies [5-7]. It should be noted that the normalized  $J_v$  data for TD-A and TD-B directly overlays TD-C and Jin's data [7]. Si/SiGe RITD valley current shows a weak temperature dependent signature. In contrast Esaki diodes formed by proximity annealing [5,6] exhibit a stronger temperature sensitivity. As illustrated in Fig. 4, the PVCR of TD-A, TD-B, and TD-C decreases as temperature increases. Device TD-A has a PVCR of 1.99 at 373 K. However, devices TD-B and TD-C resulted in PVCRs of 2.58 and 2.91 at 373 K, respectively.

Overall, there was no significant effect on the device characteristics from heating the Si/SiGe RITDs. The PVCRs observed at 373 K were found to be sufficient for digital circuit/memory circuit operation. These results conclusively demonstrate that high temperature operation will not be a limiting factor in CMOS/RITD circuitry.

### References

- [1] S. L. Rommel, T. E. Dillon, M. W. Dashiell, H. Feng, J. Kolodzey, P. R. Berger, P. E. Thompson, K. D. Hobart, R. Lake, A. C. Seabaugh, G. Klimeck, and D. K. Blanks, "Room Temperature Operation of Epitaxially Grown Si/Si<sub>0.5</sub>Ge<sub>0.5</sub> Resonant Interband Tunneling Diodes," *Appl. Phys. Lett.*, vol. 73, pp. 2191-2193, 1998.
- [2] N. Jin, S.-Y. Chung, A. T. Rice, P. R. Berger, P. E. Thompson, C. Rivas, R. Lake, S. Sudirgo, J. J. Kempisty, B. Curanovic, S. L. Rommel, K. D. Hirschman, S. K. Kurinec, P. H. Chi and D. S. Simons, "Diffusion Barrier Cladding in Si/SiGe Resonant Interband Tunneling Diodes And Their Patterned Growth on PMOS Source/Drain Regions," *Special Issue on "Nanoelectronics" in IEEE Transactions on Electron Devices*, vol. 50, pp. 1876-1884, Sept. 2003.
- [3] S. Sudirgo, R.P. Nandgaonkar, B. Curanovic, J.L. Hebding, R.L. Saxer, S.S. Islam, K.D. Hirschman, S.L. Rommel, S.K. Kurinec, P.E. Thompson, N. Jin, and P.R. Berger, "Monolithically Integrated Si/SiGe Resonant Interband Tunnel


Diode/CMOS Demonstrating Low Voltage MOBILE Operation,” *Solid State Electronics*, vol. 48, pp. 1907-1910 Oct./Nov. 2004.

[4] M. W. Dashiell, R. T. Troeger, S. L. Rommel, T. N. Adam, P. R. Berger, C. Guedj, J. Kolodzey, A. C. Seabaugh, R. Lake, “Current–Voltage Characteristics of High Current Density Silicon Esaki Diodes Grown by Molecular Beam Epitaxy and the Influence of Thermal Annealing,” *IEEE Tran. on Elec. Dev.*, vol. 47, pp. 1707-1714, Sept. 2000.


[5] J. Wang, D. Wheeler, Y. Yan, J. Zhao, S. Howard, and A. Seabaugh, “Silicon Tunnel Diodes Formed by Proximity Rapid Thermal Diffusion,” *2002 Lester Eastman Conference on High Performances Devices*, Ithaca, NY, 2002.

[6] L. Wernersson, S. Kaberr, V. Zela, E. Lind, J. Zhang, W. Seifert, T. H. Kosel, A. Seabaugh, “A Combined Chemical Vapor Deposition and Rapid Thermal Diffusion Process for SiGe Esaki Diodes by Ultra-Shallow Junction Formation,” *IEEE Transactions On Nanotechnology*, 4, pp. 594-598, Sept. 2005.


[7] N. Jin, S.-Y. Chung, R. Yu, P. R. Berger, and P. E. Thompson, "Temperature Dependent DC/RF Performance of Si/SiGe Resonant Interband Tunneling Diodes," *Electronics Letters*, vol. 41, pp. 63-64, Apr. 2005.




**Fig. 1** Schematic diagram of Si/SiGe RITD with various X/Y i-layer thicknesses.



**Fig. 2** I-V Characteristics of TD-C (4/4) at temperature ranging from 298K to 471K.



**Fig. 3**  $J_V$  normalized by  $J_V$  at room temperature vs. temperature. TD-A and TD-B (not shown) overlap TD-C. The data is plotted against published results in refs. [5-7].



**Fig. 4** PVCR as a function of applied temperature. TD-C exhibits a PVCR of 2.91 at 273K.