

## Monolithically Integrated Si/SiGe Resonant Interband Tunneling Diodes/CMOS MOBILE Latch with High Voltage Swing

S. Sudirgo<sup>a</sup>, R.P. Nandgaonkar<sup>a</sup>, B. Curanovic<sup>a</sup>, J. Hebding<sup>a</sup>, K.D. Hirschman<sup>a</sup>, S.S. Islam<sup>a</sup>,  
S.L. Rommel<sup>a</sup>, S.K. Kurinec<sup>a</sup>, P.E. Thompson<sup>b</sup>, N. Jin<sup>c</sup>, and P.R. Berger<sup>c</sup>

<sup>a</sup> Rochester Institute of Technology, Department of Microelectronic Engineering, Rochester, NY 14623,

<sup>b</sup> Naval Research Laboratory, Code 6812, Washington, DC 20375-5347,

<sup>c</sup> The Ohio State University, Department of Electrical Engineering, Columbus, OH 43210

RTD-FET circuits in III-V materials have demonstrated improved speed and power capability in circuits such as ultra-low power tunneling-SRAM [1], as well as logic applications such as multiplexers [2] and analog-to-digital converters [3]. Recent breakthroughs in the development of Si/SiGe RITDs using molecular beam epitaxy (MBE) [4] have produced discrete RITDs with peak-to-valley current ratio (PVCr) up to 6.0 [5], and peak current density ( $J_p$ ) as high as 151 kA/cm<sup>2</sup> [6]. Fig. 1 shows the latest variation of the RITD structure used as the control growth template in this study [7]. It features a SiGe *i*-layer sandwiched between two  $\delta$ -doping injectors to enhance degeneracy, creating quantum wells at both sides of the tunnel diode. Discrete devices with this structure typically exhibit a PVCr of 3.6 and  $J_p$  of 0.3 kA/cm<sup>2</sup> [7]. The integration with CMOS requires that RITDs to be grown through patterned oxide openings on implanted regions. Prior study by the authors showed that the selective growth process and the propagation of residual implant damage into the RITD layers resulted in lower PVCr, ranging from 2.4 to 3.3 [8].

A comparatively relaxed CMOS process was used for integration feasibility studies that addressed the key challenges and enabled rapid turnaround. The process included (1) twin-well technology, (2) localized oxidation on silicon (LOCOS) for isolation, (3) 37 nm SiO<sub>2</sub> gate dielectric, (4) heavily n-doped polysilicon gate, (5) self-aligned source and drain formation, and (6) Al(1%Si) for contact and metallization. Based on thermal budget considerations, the strategy employed was to integrate the RITD after the high temperature front-end steps, up to the source/drain formation, but prior to metallization. The RITD structures were selectively grown on p<sup>+</sup> regions created for the source/drain of the PMOS. The devices were annealed using rapid thermal anneal (RTA) at 825°C for 1 min to reduce point defects formed during the low temperature MBE growth process. The tunnel diodes were patterned using dry etch technique in SF<sub>6</sub> and He gas mixture (Fig. 2).

Figs. 3 and 4 show the electrical characteristics of a monolithically integrated CMOS/RITD devices. Typical  $I_D$ - $V_D$  characteristics of the NMOS and PMOS transistors, with  $L_{eff}$  of 1.5  $\mu$ m, are shown in Fig.3. A 25 $\times$ 25  $\mu$ m<sup>2</sup> Si/SiGe RITD grown in the same die exhibits negative differential resistance (NDR) behavior with a PVCr of 2.8 and a  $J_p$  of 0.26 kA/cm<sup>2</sup> (Fig. 4).

A monostable-bistable transition logic element (MOBILE) was realized using a pair of 25 $\times$ 25  $\mu$ m<sup>2</sup> RITD in series as shown in the inset of Fig. 5. RITD1 and RITD2 functioned as the drive and load, respectively. An NMOS was used as a current injector into the sense node. While varying the clock voltage ( $V_{CLK}$ ), the voltage at the sense node ( $V_{SN}$ ) was measured when the NMOS was off (i.e.  $V_G = 0$  V) and on (i.e.  $V_G = 3.5$  V). At a given  $V_{CLK}$ , the circuit latches to two different operating voltages, exhibiting bistability. Moreover, the circuit shows high voltage swing,  $\Delta V = V_H - V_L$ , of 84% of the applied clock voltage at 0.5 V. This result also indicates that RITD-NMOS MOBILE latch is suitable for low-voltage operation.

In conclusion, Si/SiGe RITDs grown by MBE have been monolithically integrated with CMOS for the first time. The integrated devices resulted in a PVCr of 2.8 at room temperature, showing promise towards the realization of RITD/CMOS circuitry. A RITD-NMOS MOBILE latch has been demonstrated in Si. This logic element enables digital and ternary circuit design for high density storage.

### REFERENCES

- [1] J. P. van der Wagt, A. C. Seabaugh, and E. Beam, "RTD/HFET Low Standby Power SRAM Gain Cell," *IEEE Elec. Dev. Lett.*, vol. 19, pp. 7-9, 1998.

- [2] H. L. Chan, S. Mohan, P. Mazumder, and G. I. Haddad, "Compact Multiple-valued Multiplexers Using Negative Differential Resistance Devices," *IEEE J. of Solid-State Circuits*, vol. 31, pp. 1151-1156, 1996.
- [3] T. Broekaert, B. Brar, J. P. van der Wagt, A. Seabaugh, F. Morris, T. Moise, E. Beam, and G. Frazier, "A Monolithic 4-bit 2-gbps Resonant Tunneling Analog-to-Digital Converter," *IEEE J. Solid-State Circ.*, vol. 33, pp. 1342-1349, 1998.
- [4] S.L. Rommel, T.E. Dillon, M.W. Dashiell, H. Feng, J. Kolodzey, P.R. Berger, P.E. Thompson, K.D. Hobart, R. Lake, A.C. Seabaugh, G. Klimeck, and D.K. Blanks, "Room Temperature Operation of Epitaxially Grown Si/Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si Resonant Interband Tunneling Diodes," *Appl. Phys. Lett.*, vol. 73, pp. 2191-93, 1998.
- [5] K. Eberl, R. Duschl, O.G. Schmidt, U. Denker, and R. Haug, "Si-Based Resonant Inter- and Intraband Tunneling Diodes," *Journal of Crystal Growth*, 227-228, pp. 770-76, 2001.
- [6] N. Jin, S.Y. Chung, A.T. Rice, P.R. Berger, R. Yu, P.E. Thompson, R. Lake, "151 kA/cm<sup>2</sup> Peak Current Densities in Si/SiGe Resonant Interband Tunneling Diodes for High Power Mixed-Signal Applications," To appear *App. Phys. Lett.*, Oct. 13, 2003.
- [7] N. Jin, S.Y. Chung, A.T. Rice, P.R. Berger, R. Yu, P.E. Thompson, C. Rivas, R. Lake, S. Sudirgo, J.J. Kempisty, B. Curanovic, S.L. Rommel, K.D. Hirschman, S.K. Kurinec, P.H. Chi, and D.S. Simons, "Diffusion Barrier Cladding in Si/SiGe Resonant Interband Tunneling Diodes and Their Patterned Growth on PMOS Source/Drain Regions," *IEEE Trans. Elec. Dev.*, vol. 50, pp. 1876-1884, 2003.
- [8] U. Auer, W. Prost, M. Agethen, F.-J. Tegude, R. Duschl, and K. Eberl, "Low-Voltage MOBILE Logic Module Based on Si/SiGe Interband Tunneling Diodes," *IEEE Elec. Dev. Lett.*, vol. 22, pp. 215-217, 2001.
- [9] S. Sudirgo, B. Curanovic, S.L. Rommel, K.D. Hirschman, S.K. Kurinec, N. Jin, A.T. Rice, P.R. Berger, P.E. Thompson, "Challenges in Integration of Resonant Interband Tunnel Devices with CMOS," *Proceedings of the Fifteenth Biennial University/Government/Industry Microelectronics Symposium*, pp. 275-278, 2003.




Fig 1. Schematic Diagram of the Si/SiGe RITD [7].




Fig 2. Schematic Diagram of the monolithically integrated CMOS and Si/SiGe RITD.




Fig 3. ID-VD characteristics of NMOS and PMOS, both with a L<sub>eff</sub>=1.5 µm.




Fig 4. I-V characteristics of the first integrated 25x25 µm<sup>2</sup> patterned growth RITD. The RITD is in the same die as the CMOS devices plotted in Fig. 3.




Fig 5. Voltage at sense node vs. supply voltage of a NMOS-RITDs Mobile Latch with 84% voltage swing of the applied V<sub>CLK</sub> at 0.5 V.