Our vision

The goal of the NanoComputing Research Lab is to model, design, and implement architectures and circuits that define the next-generation of intelligent computing systems.  The emphasis is on discovering new ways to design scalable, resilient, and energy efficient computer architectures. To achieve this goal, we stratify our research into:

  • System-level design
  • Architecture-level desig
  • Circuit-level designs.

Neighboring disciplines

Our designs are inspired by the operating principles of the vertebrate brain. At RIT, the NanoComputing research lab has forged a highly-interdisciplinary research collaboration with experts in neuropsychology, computational intelligence, computer architecture, digital circuit design, and device engineers.

Attacking the problem on all levels

At circuit-level, we design novel digital and mixed-signal circuits that exploit emerging nanotechnologies (memristors) to achieve low-power and variation-tolerant computation. At architecture-level, we strive to achieve flexible, energy efficient, and massively parallel architectures by closely coupling memory and computation. At the system level, our architectures cooperate with hardware-friendly machine learning algorithms to achieve high performance in a target application domain (e.g. visual object classification).

Current state

This is a student-centered research lab, where faculty and students collaborate with research partners in the US, Canada, and Asia. Active research projects are in the areas of neuromorphic computing, hardware-friendly machine learning algorithms, mitigating side channel attacks using memristors, and energy management in 3D-ICs, which are supported by industrial and government funding agencies.

fit-footer-logo

Rochester Institute of Technology
1 Lomb Memorial Drive,
Rochester, NY 14623

Copyright © Rochester Institute of Technology. All rights reserved | Disclaimer | Copyright Infringement.